Shared search
Silicon design or verification engineers who worked at Intel DCAI in Santa Clara in the last two years, senior IC level, currently in the Bay Area.
4 results across 4 people
1
Pratik Mahajan28y exp
Engineering Leader in Formal Verification | Formal COE @Intel
San Francisco Bay Area· 1y at co.
2
John Pratheep Kulanthai Samy25y exp
at Marvell Technology | World’s First 5G Chip at Intel | First HoloLens Product at Microsoft | First NFC product at ST-Ericsson | Unique Combination of Functional, Formal and Low Power Verification Leadership |
San Francisco Bay AreaRecently started
3
Lata Jindal32y exp
Al Silicon @ intel
San Francisco Bay AreaRecently started
4
Vishal Chandrasekhar16y exp
Staff Silicon Packaging Architect at Intel Corporation |
Master’s in Mechanical Engineering
San Francisco Bay Area· 2y at co.Possibly open
Try it on your own search
Stop building boolean strings. Just describe the person.
Type one sentence and I plan the search, read GitHub, public LinkedIn and Crunchbase records, and the open web live, then hand back a ranked shortlist with the reasoning behind every name. No filters to learn, no export to clean up, no sales call to sit through.
- One sentence in, a ranked shortlist out. No boolean, no filters, no seat to buy.
- Read live at search time, not from a database that went stale last quarter.
- Watch every step as it runs, and see why each name made the list.
- Staff backend engineers in NYC who shipped Rust in production
- Series A fintechs in SF under 50 people, growing headcount this year
- Maintainers of fast-growing Rust web frameworks on GitHub
500 free credits on sign-up. No card, no demo call. See real searches.