RefolkCandidates
JobsBuild my resume

Senior RTL Engineer, Interconnect Design

OpenAI · San Francisco

$225k - $445k/yrRemoteSeniorEngineeringScalingHardwarePosted 5 weeks ago
Apply with a tailored resumeView the original posting

About this role

ABOUT THE TEAM OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform. ABOUT THE ROLE We are looking for a highly experienced RTL engineer to own critical on- and off-chip interconnect components for our custom AI accelerator platform. You will drive the microarchitecture and RTL implementation of scalable on-chip communication fabrics connecting high-bandwidth compute, memory, and I/O subsystems as well as purpose-built off-chip interfaces and protocols needed to enable custom computing at scale. This is a senior, hands-on engineering role with broad technical ownership. You will drive design from requirements through the full silicon lifecycle, from architecture definition and performance analysis through RTL implementation, verification closure, physical design convergence, bring-up, and production readiness. You will plan and oversee the work of junior engineers and help drive and develop productive engineering relationships with external partners and help manage partner execution. This role is based in San Francisco, CA. We use a hybrid work model of 3 days in the office per week and offer relocation assistance to new employees. IN THIS ROLE, YOU WILL: - Own the microarchitecture, RTL design, and delivery of major SoC interconnect components, including network-on-chip fabrics, switches, routers, bridges, protocol adapters, arbiters, and traffic-management logic as well as off-chip protocol bridges and interfaces. - Drive third party engagements to develop novel networking and interface protocols and silicon IP while ensuring high quality an

Excerpt from the posting OpenAI published. Read the full description on their site before applying.

Skills this posting mentions

VirtualizationRemote Direct Memory AccessStatic Timing Analysis

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. AI is an extremely powerful tool that must be created with safety and human needs at its core. OpenAI is dedicated to putting that alignment of interests first - ahead of profit. To achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. Our investment in diversity, equity, and inclusion is ongoing, executed through a wide range of initiatives, and championed and supported by leadership. At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

All 755 openings at OpenAI

Apply to this role, tailored

Queue Senior RTL Engineer, Interconnect Design at OpenAI and I will read the posting, rewrite your resume against it, draft the cover letter, and score the fit before you send anything.

Applications finish as drafts. Nothing is sent until you read it and press send. New accounts start with 500 free credits.

Tailor my applicationHow it works

More roles at OpenAI

See all

Similar roles elsewhere

See more

Listed from the job board OpenAI publishes. Refolk is not the employer and does not handle their hiring. Applications go to OpenAI directly.