RefolkCandidates
JobsBuild my resume

Design Verification Engineer

OpenAI · San Francisco

$226k - $445k/yrRemoteMid levelEngineeringScalingHardwarePosted 9 months ago
Apply with a tailored resumeView the original posting

About this role

About the Team: OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform. About the Role OpenAI is developing custom silicon to power the next generation of frontier AI models. We’re looking for experienced Design Verification (DV) Engineers to ensure functional correctness and robust design for our cutting-edge ML accelerators. You will play a key role in verifying complex hardware systems - ranging from individual IP blocks to subsystems and full SoC - working closely with architecture, RTL, software, and systems teams to deliver reliable silicon at scale. In this role you will: - Own the verification of one or more of: custom IP blocks, subsystems (compute, interconnect, memory, etc.), or full-chip SoC-level functionality. - Define verification plans based on architecture and microarchitecture specs. - Develop constrained-random, directed, and system-level testbenches using SystemVerilog/UVM or equivalent methodologies. - Build and maintain stimulus generators, checkers, monitors, and scoreboards to ensure high coverage and correctness. - Drive bug triage, root cause analysis, and work closely with design teams on resolution. - Contribute to regression infrastructure, coverage analysis, and closure for both block- and top-level environments. You might thrive in this role if you have: - BS/MS in EE/CE/CS or equivalent with 3+ years of experience in hardware verification. - Proven success verifying complex IP or SoC designs in industry-standard flows - Proficient in SystemVerilog, UVM, and common simulation and debug tools (e.g., VCS, Questa, Ver

Excerpt from the posting OpenAI published. Read the full description on their site before applying.

Skills this posting mentions

UVMComputer ArchitectureMachine Learning

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. AI is an extremely powerful tool that must be created with safety and human needs at its core. OpenAI is dedicated to putting that alignment of interests first - ahead of profit. To achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. Our investment in diversity, equity, and inclusion is ongoing, executed through a wide range of initiatives, and championed and supported by leadership. At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

All 755 openings at OpenAI

Apply to this role, tailored

Queue Design Verification Engineer at OpenAI and I will read the posting, rewrite your resume against it, draft the cover letter, and score the fit before you send anything.

Applications finish as drafts. Nothing is sent until you read it and press send. New accounts start with 500 free credits.

Tailor my applicationHow it works

More roles at OpenAI

See all

Similar roles elsewhere

See more

Listed from the job board OpenAI publishes. Refolk is not the employer and does not handle their hiring. Applications go to OpenAI directly.